|
Product Updates
|
Customer Portal
|
RSS
Home
Company
About Microsemi
Press Room
Events and Education
Investor Relations
Contact Us
Careers
Image Library
Products & Services
Devices
Processors
IP Cores
Design Software
Design Hardware
Solutions
Partners
Services
Buy Online
Documentation
Datasheets
Handbooks
Application Notes
User's Guides
Quality & Reliability
Package & Socket
Request SW & Lit
Downloads
Design Software
Program & Debug
Licensing
IBIS Models
BSDL Models
IP Evaluations
Design Examples
Support
Search
Knowledge Base
Webcasts
Training
My Cases
Customer Notifications
Product Updates
By Product
Design Stages
Design Entry
Synthesis & Simulation
Analysis & Optimization
Program & Debug
Board Considerations
Silicon Characterization
Design Migration
Applications
Home
»
Documentation
»
Application Notes
»
Design Stages
» Synthesis & Simulation
Synthesis & Simulation
AC250: Preloading of ProASIC
PLUS
RAM Models in Simulation Using Libero IDE App Note
48 KB
1/2006
Click on the
to rate this document
AC206: Using Magma PALACE Physical Synthesis to Improve ProASIC Performance App Note
56 KB
6/2004
Click on the
to rate this document
AC189: Test Vector Guidelines App Note
Guidelines for generating test vectors for FPGA designs
Source Code Files
(ZIP, 16 KB, 09/03)
315 KB
9/2003
Click on the
to rate this document
AC152: Using Synopsys Design Constraints (SDC) with Designer App Note
117 KB
10/2001
Click on the
to rate this document
AC139: Using Synplify to Design in Actel Radiation-Hardened FPGAs App Note
124 KB
5/2000
Click on the
to rate this document
AC134: Minimizing Single Event Upset Effects Using Synopsys App Note
47 KB
9/1998
Click on the
to rate this document