Analysis & Optimization App Notes

Home
» Documentation
» Application Notes
» Design Stages
» Analysis & Optimization

Analysis & Optimization

AC109: Predicting the Power Dissipation of Actel FPGAs App Note	69 KB	4/1996	Click on the to rate this document
AC118: Estimating Performance and Capacity of Actel Devices App Note	38 KB	4/1997	Click on the to rate this document
AC152: Using Synopsys Design Constraints (SDC) with Designer App Note	120 KB	10/2001	Click on the to rate this document
AC179: Keeping Existing Physical Constraints Using Designer v5.0 App Note	122 KB	8/2003	Click on the to rate this document
AC187: ProASIC and ProASIC^PLUS Timing Constraints App Note	234 KB	9/2003	Click on the to rate this document
AC192: Floorplanning ProASIC/ProASIC^PLUS Devices for Increased Performance App Note	392 KB	11/2003	Click on the to rate this document
AC196: Static Timing Analysis Using Designer's Timer App Note	696 KB	1/2004	Click on the to rate this document
AC198: Clock Skew and Short Paths Timing App Note Information about calculating clock skew in Actel FPGAs	150 KB	3/2004	Click on the to rate this document
AC201: Maximizing Logic Utilization in eX, SX, and SX-A FPGA Devices Using CC Macros App Note	115 KB	3/2004	Click on the to rate this document
AC205: ProASIC^PLUS Timing Closure in Libero IDE v5.2 App Note	758 KB	5/2004	Click on the to rate this document
AC229: ProASIC^PLUS Design Optimization App Note	301 KB	8/2005	Click on the to rate this document
AC247: Macro Constraint Usage in ProASIC^PLUS Design Flow App Note Design Files (ZIP, 270 KB)	468 KB	1/2006	Click on the to rate this document
Designing for Performance on Flash-Based FPGAs	783 KB	3/2008	Click on the to rate this document