|
Product Updates
|
Customer Portal
|
RSS
Home
Company
About Actel
Press Room
Events and Education
Investor Relations
Contact Us
Careers
Image Library
Products & Services
Devices
Processors
IP Cores
Design Software
Design Hardware
Solutions
Partners
Services
Buy Online
Documentation
Datasheets
Handbooks
Application Notes
User's Guides
Quality & Reliability
Package & Socket
Request SW & Lit
Downloads
Design Software
Program & Debug
Licensing
IBIS Models
BSDL Models
IP Evaluations
Design Examples
Support
Search
Knowledge Base
Webcasts
Training
My Cases
Customer Notifications
Product Updates
Libero IDE
CoreConsole
SoftConsole
Designer
Product Features & Types
Device Support
System Requirements
Downloads
Licensing
Documentation
Synplify Pro AE
Precision RTL AE
Synplify DSP AE
Silicon Sculptor
FlashPro
Silicon Explorer
Identify AE
Related Links
Request Free Software
Obtain Free Licenses
Register Licenses
Actel's EDA Partners
Home
»
Products & Services
»
Design Software
»
Designer
» Documentation
Application Notes
User's Guides & Manuals
Other Guides
License Information
Application Notes
AC247: Macro Constraint Usage in ProASIC
PLUS
Design Flow App Note
Design Files
(ZIP, 270 KB)
468 KB
1/2006
Click on the
to rate this document
AC226: Designer Migration from Timer to SmartTime App Note
1.1 MB
7/2005
Click on the
to rate this document
AC205: ProASIC
PLUS
Timing Closure in Libero IDE v5.2 App Note
758 KB
5/2004
Click on the
to rate this document
AC198: Clock Skew and Short Paths Timing App Note
Information about calculating clock skew in Actel FPGAs
150 KB
3/2004
Click on the
to rate this document
AC196: Static Timing Analysis Using Designer's Timer App Note
696 KB
1/2004
Click on the
to rate this document
AC192: Floorplanning ProASIC/ProASIC
PLUS
Devices for Increased Performance App Note
392 KB
11/2003
Click on the
to rate this document
AC191: Conversion of Discontinued Programming Files (.DEF and .FUS) to Supported Format (.AFM) App Note
30 KB
10/2003
Click on the
to rate this document
AC187: ProASIC and ProASIC
PLUS
Timing Constraints App Note
234 KB
9/2003
Click on the
to rate this document
AC186: ProASIC and ProASIC
PLUS
Design-Flow Migration to Designer v5.0 App Note
265 KB
9/2003
Click on the
to rate this document
AC179: Keeping Existing Physical Constraints Using Designer v5.0 App Note
122 KB
8/2003
Click on the
to rate this document
AC152: Using Synopsys Design Constraints (SDC) with Designer App Note
120 KB
10/2001
Click on the
to rate this document
AC122: Optimal Datapath Generation Using ACTgen App Note
124 KB
6/1997
Click on the
to rate this document
User's Guides and Manuals
Designer v8.3 User's Guide
2.1 MB
3/2008
Click on the
to rate this document
ChipEditor v6.3 User's Guide
315 KB
12/2005
Click on the
to rate this document
MultiView Navigator v8.3 User's Guide Includes: NetlistViewer, PinEditor, I/O Attribute Editor, ChipPlanner
2.2 MB
3/2008
Click on the
to rate this document
NetlistViewer (non-MVN) v6.3 User's Guide
481 KB
11/2005
Click on the
to rate this document
PinEditor (non-MVN) v6.3 User's Guide
688 KB
11/2005
Click on the
to rate this document
SmartGen, FlashROM, ASB, and Flash Memory System Builder User's Guide
933 KB
3/2008
Click on the
to rate this document
SmartPower v8.3 User's Guide
2.0 MB
3/2008
Click on the
to rate this document
SmartTime v8.3 User's Guide
3.8 MB
3/2008
Click on the
to rate this document
Timer v7.2 User's Guide
625 KB
7/2006
Click on the
to rate this document
Other Guides
Design Constraints Guide v8.3
1.1 MB
3/2008
Click on the
to rate this document
Libero IDE / Designer Installation and Licensing Guide
1.8 MB
12/2007
Click on the
to rate this document
License Information
Actel Designer License Agreement
146 KB
3/2008
Click on the
to rate this document
Libero IDE / Designer Installation and Licensing Guide
1.8 MB
12/2007
Click on the
to rate this document
Remote Access of Libero IDE or Designer
50 KB
9/2005
Click on the
to rate this document