Microsemi

  • Products
    • Design Resources
    • FPGAs
    • SoC FPGAs
    • Rad-Tolerant FPGAs
    • Antifuse FPGAs
    • Technology Solutions
  • Applications
    • Alternative Energy
    • Commercial Aviation
    • Communications
    • Defense
    • Embedded Systems
    • Industrial
    • Medical
    • Motor Control
    • Power Solutions
    • Security
    • Space
  • Design Support
    • FPGA & SoC Design
    • Custom Design Services
    • Technical Support
    • Application Notes
    • Packaging Information
    • Product Brochures
    • Quality
  • Ordering
    • Available Stock
    • RFQ/Samples
    • Sales Contacts
  • Company
    • About Us
    • Corporate Contacts
    • Press
    • Quality
    • Acquisitions
    • Careers
    • Investors
    • Events
  • SoC Design Resources
    • Libero SoC
    • Libero IDE
    • Licensing
    • Design Software
    • Dev Kits
    • Programming & Debug
    • IP Cores
    • Partners
    • Power Calculators
    • BSDL Models
    • IBIS Models
  • SoC Support
    • SoC Technical Support
    • My Cases
    • Knowledge Base
    • Webcasts
    • Training
    • Customer Notifications
  • Home
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Downloads
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Home
  • » IP Search

CompanionCore IP Module - 1394b AS5643 Offload Engine IP Core

The New Wave Design and Verification (New Wave DV) 1394b AS5643 Offload Engine core provides a complete hardware IP solution for the 1394b AS5643 protocol.

The core provides hardware based AS5643 message label filtering, hardware mapping of AS5643 message label to host memory, and complete offload of 1394 AS5643 message handling including: Asynchronous Transmit, Isochronous Receive, STOF receive/transmit handling, STOF regulated transmit functions, Self ID operations, vertical parity, and CRC generation/checking.

Key Features:

  • AS5643 compliant interface with hardware based STOF offload
  • Hardware DMA engines with message label mapped buffers
  • STOF transmitter and receiver hardware functions
  • Supports S100/S200/S400/S800/S1600/S3200 data rates
  • Configurable number of nodes and ports in a single FPGA
  • AXI-based host interface for embedded or PCIe based processors

Supported Devices:

  • SmartFusion2
  • IGLOO2

Resources

  • Datasheet
  • Products
  • Applications
  • Design Support
  • Company
  • Careers
  • Investors
  • Survey
  • Privacy Policy
  • Terms & Conditions

Copyright © Microsemi Corporation. All rights reserved. The Microsemi logo is a registered trademark of Microsemi Corporation.