**VME A32D32 Slave Controller**

**Description**

The VMEbus was first standardized in 1981 and is still in wide use. With the advances in integration technologies, custom integrated VME controllers open the door for smaller and cheaper systems. Incore offers a wide range of different VME slave controllers. Each one optimized for a certain application. The difference lies mainly in the address and data bus width and the supported data modes.

The VME slave controller shields all the complexity of the asynchronous VMEbus and provides an easy-to-use, synchronous parallel user side interface towards custom logic. A built-in interrupter handles all local interrupt requests and acknowledgments.

**Supported modes**

- Data modes: D8, D16, D32
- Address modes: A16, A24, A32
- Access modes: Read, write, read-modify-write
- Interrupter: D8, D16, D32, RORA, ROAK

**Figure 1: Sample application**

The figure above illustrates a typical application where several peripheral functions together with the VME slave core as well as a bus bridge are integrated into one FPGA.

**Features**

- ANSI/VITA 1-1994 compliant
- VME slave controller
- Data modes: D8, D16, D32
- Address modes: A16, A24, A32
- Supports read, write, read-modify-write
- Configurable D8, D16 or D32 interrupter
- Fully synchronous user side interface
- User selectable wait-states
- Synchronous design

**Applications**

- Industrial control
- Military
- Aerospace
- Telecom
- Medical

**Sample Utilization and Performance Table Optimized for Actel Devices**

<table>
<thead>
<tr>
<th>Family</th>
<th>Device</th>
<th>s-mod</th>
<th>c-mod</th>
<th>Tiles</th>
<th>RAM</th>
<th>Total</th>
<th>Performance [MHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ProASIC+</td>
<td>APA150</td>
<td></td>
<td></td>
<td>477</td>
<td></td>
<td>8%</td>
<td>67</td>
</tr>
<tr>
<td>Axcelerator</td>
<td>AX500-3</td>
<td>193</td>
<td></td>
<td>159</td>
<td></td>
<td>4%</td>
<td>119</td>
</tr>
<tr>
<td>SXA</td>
<td>SX72A-3</td>
<td>193</td>
<td></td>
<td>163</td>
<td></td>
<td>6%</td>
<td>83</td>
</tr>
<tr>
<td>RTSX</td>
<td>RTSX72S-1 MIL</td>
<td>193</td>
<td></td>
<td>162</td>
<td></td>
<td>6%</td>
<td>43</td>
</tr>
</tbody>
</table>

INICORE INC. 5600 Mowry School Road Suite 180 Newark, CA 94560 Tel: 510 445 1529 Fax: 510 656 0995 www.inicore.com
Interfaces

**Global Signals**
- **clk_in**: System clock
- **reset_n**: Asynchronous system reset, active low

**VME Bus**
- **vme_addr[31:1]**: Address bus
- **vme_am[5:0]**: Address modifier code
- **vme_data_in[31:0]**: Data bus input
- **vme_data_out[31:0]**: Data bus output
- **vme_int_drv_n**: Internal i/o driver enable
- **vme_data_drv_n**: External data bus driver enable
- **vme_data_dir**: External data bus driver direction
- **vme_ds0_n**: Data strobe 0
- **vme_ds1_n**: Data strobe 1
- **vme_lword_n**: Long word indicator
- **vme_as_n**: Address strobe
- **vme_write_n**: Read write not indicator
- **vme_dack_n**: Data acknowledge
- **vme_berr_n**: Bus error
- **vme_iack_n**: Interrupt acknowledge
- **vme_iack_in_n**: Interrupt acknowledge chain in

**User Side Bus**
- **user_am[5:0]**: Address bus
- **user_acc_req**: Address modifier code
- **user_acc_rdy**: Data access request ready
- **user_data_rd[31:0]**: Data read bus
- **user_data_wr[31:0]**: Data write bus
- **user_rwn**: Data read or write access
- **user_byte_valid[3:0]**: Data byte valid
- **user_iack**: Interrupt acknowledge
- **user_irq**: Interrupt request
- **user_iwechat[2:0]**: Interrupt vector
- **user_iwechat[2:0]**: Interrupt request level

**User Decodes**
- **int_user_am[5:0]**: Valid user access

**Figure 2: Symbol**

---

**About Incore**
- FPGA and ASIC Design
- Easy-to-use IP Cores
- System-on-Chip Solutions
- Consulting Services
- ASIC to FPGA Migration
- Obsolete ASIC Replacements

Incore is an experienced system design house providing FPGA / ASIC and SoC design services. The company’s expertise in architecture, intellectual property, methodology and tool handling provides a complete design environment that helps customers shorten their design cycle and speed time to market. Our offering covers feasibility study, concept analysis, architecture definition, code generation and implementation. When ready, we deliver you a FPGA or take your design to an ASIC provider, whatever is more suitable for your unique solution.

**Deliverables**

The core is available as Actel optimized netlist or as RTL version.

**Actel Optimized Netlist:**
- Netlist for target FPGA, EDIF, Verilog and VHDL format
- User Guide

**RTL Source Code:**
- VHDL or Verilog source code
- Functional verification testbench
- Synthesis script
- Timing constraints
- User guide

© 2003, Inicore Inc. All rights reserved. All brands or product names mentioned are the property of their respective holders.

51410.71.02 Sept/2003