**Description**

The GRSPW core implements a SpaceWire Codec with RMAP target and AMBA host interface. The core implements the SpaceWire standard (ECSS-E-ST-50-12C) with the protocol identification extension and RMAP protocol (ECSS-E-ST-50-11C). Receive and transmit data is autonomously transferred between the SpaceWire Codec and the AMBA AHB bus using DMA transfers. Through the use of receive and transmit descriptors, multiple SpaceWire packets can be received and transmitted without CPU involvement. The GRSPW control registers are accessed through an AMBA APB interface. For critical space applications, a fault-tolerant (FT) version of GRSPW is available with full SEU protection of all RAM blocks.

**Size and Performance**

<table>
<thead>
<tr>
<th>Core configuration</th>
<th>RTAX</th>
<th>AHB MHz</th>
<th>SpaceWire MHz</th>
<th>ASIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>GRSPW</td>
<td>3,000 / 3</td>
<td>40</td>
<td>100</td>
<td>10,000 gates</td>
</tr>
<tr>
<td>GRSPW + RMAP(1)</td>
<td>4,400 / 4</td>
<td>40</td>
<td>100</td>
<td>18,000 gates</td>
</tr>
<tr>
<td>GRSPW + 2P(2)</td>
<td>3,300 / 3</td>
<td>40</td>
<td>100</td>
<td>11,000 gates</td>
</tr>
<tr>
<td>GRSPW + RMAP + 2P</td>
<td>4,700 / 4</td>
<td>40</td>
<td>100</td>
<td>18,000 gates</td>
</tr>
<tr>
<td>GRSPW-FT(3)</td>
<td>3,100 / 5</td>
<td>40</td>
<td>100</td>
<td>11,000 gates</td>
</tr>
<tr>
<td>GRSPW-FT + RMAP</td>
<td>4,400 / 6</td>
<td>40</td>
<td>100</td>
<td>18,000 gates</td>
</tr>
<tr>
<td>GRSPW-FT + RMAP + 2P</td>
<td>4,700 / 6</td>
<td>40</td>
<td>100</td>
<td>18,000 gates</td>
</tr>
</tbody>
</table>

(1) Includes the RMAP target, (2) Dual SpaceWire ports. One is available in the standard configuration, (3) Fault tolerant version
### Features:
- Full implementation of SpaceWire standard ECSS-E-ST-50-12C
- Protocol ID extension ECSS-E-ST-50-11C
- Optional RMAP target ECSS-E-ST-50-11C
- AMBA AHB back-end with DMA
- Descriptor-based autonomous multi-packet transfer
- Low area and high frequency
- SEU protection fault-tolerance
- Portable design
- 3,000 Cells on RTAX2000S FPGA, 10,000 ASIC gates
- 100 Mbit/s on RTAX2000S FPGA, 400 Mbit/s on ASIC
- Netlist delivery
- Configurable with one or two SpaceWire ports

### Benefits:
- Tested and verified against several other SpaceWire cores
- Low area and high frequency
- Easily portable between FPGA and ASIC
- Low-cost project license
- SEU protection of all RAM blocks

### Deliverables:
- FPGA/ASIC netlist
- Stand-alone testbench
- Optional plug&play interface for GRLIB IP Library
- User’s Manual
- Driver for RTEMS and VxWorks

---

**CONTACT INFORMATION**

Aeroflex Gaisler AB  
Kungsatan 12  
411 19 Göteborg  
Sweden  
Tel: +46 31 7758650  
Fax: +46 31 421407  
Sales contact: sales@gaisler.com  
www.aeroflex.com/gaisler