The On-Screen-Display (OSD) Core is used anytime supplemental user information must be displayed. Applications include menu navigation, image telemetry, and system control.

A micro-sequencer facilitates both programming of the flash and autonomous control of OSD functions. OSD sprites are stored in serial flash with size and color-mapping information. The micro-sequencer retrieves a sprite from flash and positions it in the OSD SRAM with a location vector.

**Features**

**Autonomous Control**
- External MCU is not required
- Internal micro-sequencer

**Sprite-Based OSD**
- Supports both text and graphics
- Dynamic sprite sizes

**Resource-Friendly**
- 16-16 M color mapping
- Micro-sequencer uses less than 200 tiles

**Configurable OSD Window Size**
- Scale to application
- Move window dynamically
- Multiple window instances

**Applications**
- Video surveillance monitor
- Menu navigation
- Image telemetry
- Hand-held devices
- Kiosks

System events queue the OSD through the OSD Control interface. From there, the micro-sequencer takes over and manipulates the OSD overlay according to micro-code saved in the flash. To save block RAM resources, only sixteen different colors can be displayed at a time. Each of the colors is mapped to any of sixteen million colors via the color mapper.

Applications have diverse OSD requirements and no single OSD core can satisfy all. For this reason, Attodyne offers a suite of OSD cores from the very simple to the very sophisticated. Please contact Attodyne to discuss your OSD needs.
Device Utilization

<table>
<thead>
<tr>
<th>Family</th>
<th>Device</th>
<th>Tiles</th>
<th>Clock Globals</th>
<th>I/Os</th>
<th>PLLs</th>
<th>Block RAM</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGLOO™</td>
<td>AGL125</td>
<td>681</td>
<td>2</td>
<td>43</td>
<td>0</td>
<td>2-8</td>
<td>22.5%</td>
</tr>
<tr>
<td>ProASIC®3</td>
<td>A3P125</td>
<td>681</td>
<td>2</td>
<td>43</td>
<td>0</td>
<td>2-8</td>
<td>22.5%</td>
</tr>
<tr>
<td>Fusion</td>
<td>AFS250</td>
<td>681</td>
<td>2</td>
<td>43</td>
<td>0</td>
<td>2-8</td>
<td>11.3%</td>
</tr>
</tbody>
</table>

Deliverables
- Complete IP Datasheet
- Actel Optimized Netlist
  - Netlist for target FPGA in EDIF, Verilog, or VHDL format
- RTL Source Code
  - VHDL or Verilog source code
  - Functional verification testbench
  - Complete Libero® Integrated Design Environment (IDE) project

About Attodyne

As an Actel Solution Partner, Attodyne licenses IP cores relating to the processing, transmission, distribution, and display of video data. Attodyne’s design experience and capabilities span from ultra-low noise analog circuits to 4 Gbps fiber optic communications; however, video-related FPGA work is its primary focus. In addition to licensing IP cores, Attodyne also offers reference designs, prototypes, design consultation, and product development.

Attodyne will help guide you early in your project to extract the maximum feature set that will minimize the design cost for both hardware and firmware/software. Attodyne recommends Actel’s FPGAs, as Actel’s Flash based FPGA architecture is uniquely suited to video/LCD applications. Actel also provides superior support and creative flexibility to match its customer’s needs. Due to a close working relationship with Actel, Attodyne has extensive knowledge of its Flash FPGAs as well as Actel’s roadmap. This base of knowledge is extremely important when making long-term product and manufacturing decisions.