

Overview

Universal Test and Operations Interface for ATM (UTOPIA) defines the interface between the physical layer (PHY) and upper layer modules such as the asynchronous transfer mode (ATM) layer, and various management entities. The definition allows a common PHY interface in ATM subsystems across a wide range of speeds and media types. These interfaces target cell-based communications applications, including ATM systems, high-speed port adapters for ATM switches, routers, remote access concentrators, and up-links. Please refer to ATM Forum documents for detailed descriptions of the interface.

Though UTOPIA Level 3 (UL3) is primarily intended to service OC-48 traffic (2.488 Gbps), data rates up to 3.2 Gbps are defined. UL3 departs from the previous standards in several ways:

- A point-to-point interface allows only one ATM layer device to transfer data with a single PHY layer device. Multiple logical PHY ports or channels may be defined on this connection.
- Adds the 32-bit data path and 56-octet cells
- Increased clock rate to 104 MHz
- Handshaking methodology changed to enable backwards compatibility

General Description

Both master and slave UL3 cores are available from Memec Design. The cores are architected to be modular, allowing custom user supplied FIFO blocks (change depth, use off-chip RAM, for example) to replace the supplied FIFO. This may allow cheaper FPGAs to be employed. Also, the ingress and egress modules may be separated into different chips.

All of Memec Design telecom core offerings are constructed using the same no-nonsense user interface and architecture.

The supplied FIFO block allows breaking clock domains within the core. The FIFO block can be run with different clocks on the user interface side and the UL3 interface side. For example, the user FIFO interface can run faster or slower than the interface clock.

To configure the core, the user can modify the parameters in the top-level source file. These parameters include data bus width, SPHY/MPHY, number of PHY ports, direct/pollled status, and cell size.

In SPHY mode, the addressing state machine (for the master/ATM layer core) or address decoder (for the slave/PHY layer core) is discarded, resulting in optimal usage of device resources.

The cores come with a testbench to aid the customer with integration. The PHY core comes with a simulation version of the LINK core, and the LINK core comes with a simulation version of the PHY core. The testbench allows the customer to simulate many types of traffic patterns, allowing the designer to evaluate flow control and port polling fairness in their application scenario.

Features

- Compliant to ATM Forum af-phy-0136.000
- Simple system side FIFO interface
- Asynchronous or synchronous FIFOs using block RAM
- 256 PHY ports supported by default; may be modified
- Supports 8-, 16-, and 32-bit interfaces
- 104 MHz clock rate
- Supports 52-, 53-, 54-, and 56-octet cells
- Automatic PHY polling and selection

Applications


- ATM cell processors
- AAL SARs
- Framers
- ATM switch fabrics

Target Technology

Embedding the UL3 core in an FPGA provides the flexibility, upgradability, and customization benefits of programmable logic, at a cost that can be less than many application specific standard products.

The UL3 core supports many Actel devices, including:

- Accelerator



About Memecore™ Products

Memecore™ intellectual property (IP) cores comprise a vital element of the Memec Design portfolio. Expert designers create each core with the target silicon in mind, which ensures an optimal implementation. This practice translates into significant costs savings over comparable solutions that require more silicon and faster speed grades. Visit www.memecdesign.com/actel to review the current list of released cores and other available IP.





UTOPIA 3



Optimized for Actel

Questionnaire

Please provide Memec Design with the following information to ensure a good technical fit and the best support for your design environment. Fax the completed form to your nearest location (see below) or e-mail the information to actel.info@memecdesign.com.

Contact Information:

Name: _____ E-mail: _____

Company: _____ Phone: _____

Address: _____

City: _____ State: _____ Zip: _____ Job Title: _____

Pricing:

Do you currently purchase silicon from a Memec distributor (Impact, Insight, Unique)?

Yes No Unknown

Evaluation / Implementation:

What is your preferred design language?

VHDL Verilog Other: _____

What is your simulation environment?

ModelSim NC-Verilog NC-VHDL NC-Sim Verilog-XL Scirocco VCS VSS Other: _____

What is your synthesis environment?

FPGA Express Leonardo Spectrum Synplify FPGA Compiler II BuildGates Design Compiler Other: _____

What is your Actel implementation environment?

Libero Silver Libero Gold Libero Platinum Designer Gold Designer Platinum Other: _____

What is your target Actel family?

Accelerator Other: _____

Customization / Integration:

Do you have a design specification? Yes No

Describe your application: (attach a block diagram if possible) _____

Other Information:

Corporate Headquarters:

3721 Valley Centre Drive
 San Diego, CA 92130
 800.314.8100
actel.info@memecdesign.com

Regional Memec Design Contacts:

Americas 3721 Valley Centre Drive San Diego, CA 92130 USA Phone: 800.752.3040 Fax: 858.752.8857	Europe, Middle East, Africa Mattenstrasse 6a CH-2555 Brugg BE Switzerland Phone: 41.(0)32.374.32.00 Fax: 41.(0)32.374.32.01	Asia Pacific Unit 3520, Tower 1, Metroplaza Hing Fong Rd. Kwai Fong, N.T. Hong Kong Phone: 852.2410.2720 Fax: 852.2481.6937
--	---	---

To contact the local Memec distributor who sells and supports Actel, go to www.memecdesign.com/actel