

AvnetCore: Datasheet

Version 1.0, July 2006

Universal Asynchronous Rx/Tx

Intended Use:

- Serial data communications applications
- Logic consolidation

Features:

- Function compatible with Industry Standard 8250 UART with external microprocessor interface
- Combined UART and Baud Rate Generator
- DC to 3.75 Mbps (DC to 60 MHz Clock)
- 1 to 65535 divisor generates 16X clock enable
- Prioritized interrupt mode
- Modem interface
- Line break generation and detection
- Loopback mode

Targeted Devices:

- Axcelerator® Family
- ProASIC®3
- ProASICPLUS® Family

Core Deliverables:


- Netlist Version
 - > Compiled RTL simulation model, compliant with the Actel Libero® environment
 - > Netlist compatible with the Actel Designer place and route tool
- RTL Version
 - > Verilog Source Code
 - > VHDL Source Code
- All
 - > User Guide
 - > Test Bench

Synthesis and Simulation Support:

- Synthesis: Synplicity®
- Simulation: ModelSim®
- Other tools supported upon request

Verification:

- Test Bench
- Test Vectors



Block Diagram

The MC-ACT-UART Asynchronous Communications Core is a high-performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG). The microprocessor interface is outside of the core, making it easier to emulate existing UART devices. This also allows greater flexibility in interfacing to the user's logic. The MC-ACT-UART can easily be a tailored replacement of the popular 8250 UART widely used in the industry. The core supports all standard UART operating modes, including programmable number of data bits, parity selection and programmable stop bits. Note that 1 1/2 stop bits is not supported.

Functional Description

The diagram on the first page shows the Block Diagram of the MC-ACT-UART Core, which is partitioned into modules. These modules are described below.

UART_RECV: RECEIVER

This block filters the serial input data (SIN), detects the start bit, controls the sampling of SIN, determines when a complete character is shifted into the receive shift register, and stores the received character into the Receive Buffer Register (RBR) or an external FIFO. The RBR can be bypassed if an external FIFO is used. Parity, framing, and overrun errors are detected and their corresponding bits are set in the line status register (LSR). This block also generates interrupts for receive data available and the receiver's error status. All operations in this block are synchronous to CLK and enabled with the receiver clock enable, RX_CE. RX_CE must occur at 16x the expected serial bit rate.

UART_XMIT: TRANSMITTER

This block accepts 8-bit parallel data, serializes it, appends start, stop, and parity bits as needed, and shifts this data out on SOUT. A Transmitter Holding Register (THR) is used to "double buffer" the input data for increased throughput. The THR can be bypassed if an external FIFO is used. This block generates an interrupt when the THR or external FIFO is empty. All operations in this block are synchronous to CLK and enabled with the transmitter clock enable, TX_CE, except writing data to the THR which is synchronous to CLK and enabled with the THR_CE. TX_CE must occur at 16x the desired serial bit rate.

UART_MODEM: MODEM CONTROL AND STATUS LOGIC

This block provides status of the modem input lines, both current status and change of state. The modem control lines are also generated here. An interrupt is generated on the low to high transition of RI_L or any change of state of CTS_L, DCD_L, and DSR_L. All operations in this block are synchronous to CLK.

UART_BAUD: BAUD RATE GENERATOR

This block provides a divide by n of the CLK input, where n is the 16-bit input value presented on DL[15:0]. Any change on DL[15:0] is detected and immediately loaded into the internal counter. The output, BAUD_CE, is typically set to 16x the serial bit rate. If a 16-bit divisor is not sufficient, an external prescaler can drive the BRG_CE input. All operations in this block are synchronous to CLK and enabled with the clock enable, BRG_CE.

UART_INTR: INTERRUPT LOGIC

This block prioritizes the four interrupt sources and encodes them into a 3-bit Interrupt Identification Register value, IIR[2:0], and generates the interrupt request output, INTRPT. A 4-bit Interrupt Enable Register input, IER[3:0], allows the user to individually mask each interrupt input. Any active interrupt source that has its corresponding IER bit set will cause INTRPT to be asserted.




Figure 1: Logic Symbol

Core Assumptions

In order to use this core in a standard 8250-type application, external microprocessor interface logic must be added. Refer to the User Guide.

The main differences between the MC-ACT-UART and 8250 are as follows:

The MC-ACT-UART cannot drop into all industry standard 8250 applications because it does not have a separate receiver clock input and because the baud rate generator output is a single clock pulse wide.

The MC-ACT-UART is synchronous to one clock input, whereas the 8250 has three clock buffers for the UART logic and another for the microprocessor write strobe.

The MC-ACT-UART has some signals brought out to facilitate interfacing to transmit and receive FIFOs.

The MC-ACT-UART does not support 1½ stop bits.

Device Requirements

Family	Device	Utilization			Performance*
		COMB	SEQ	Tiles	
Accelerator	AX125	18%	24%	n/a	82 MHz
ProASIC3	A3P250	n/a	n/a	9%	74 MHz
ProASIC ^{PLUS}	APA075	n/a	n/a	22%	70 MHz

Table 1: Device Utilization and Performance

*Note: These numbers obtained with Static Timing Analysis (STA).

Verification and Compliance

Functional and timing simulation has been performed on the UART using VHDL and Verilog Test Benches. Simulation vectors used for verification are provided with the core. This core has also been used successfully in customer designs.

Signal Descriptions

The following signal descriptions define the IO signals.

Signal	Direction	Description
SIN	Input	Serial Data In.
SOUT	Output	Serial Data Out.
TX_CE	Input	Transmitter Clock Enable.
RX_CE	Input	Receiver Clock Enable.
BAUD_CE	Output	Baud Rate Generator Out.
CTS_L	Input	Clear To Send (active low).
DSR_L	Input	Data Set Ready (active low).
DCD_L	Input	Data Carrier Detect (active low).
RI_L	Input	Ring Indicator (active low).
RTS_L	Output	Request To Send (active low).
DTR_L	Output	Data Terminal Ready (active low).
OUT1_L	Output	Output 1 (active low).
OUT2_L	Output	Output 2 (active low).
DL[15:0]	Input	Divisor Latch.
LCR[6:0]	Input	Line Control Register.
MCR[4:0]	Input	Modem Control Register.
IER[3:0]	Input	Interrupt Enable Register.
FMODE_TX	Input	Transmitter FIFO Mode Select
THR[7:0]	Input	Transmitter Holding Register Data In.
THR_CE	Input	Transmitter Holding Register Clock Enable.
FREAD	Output	FIFO Read.
FEMPTY	Input	FIFO Empty Flag.
FMODE_RX	Input	Receiver FIFO Mode Select.
RBR[7:0]	Output	Receiver Buffer Register.
FWRITE	Output	FIFO Write Enable.
FFULL	Input	FIFO Full Flag.
RBR_ACK	Input	Receiver Buffer Register Read Acknowledge.
IIR_ACK	Input	Interrupt Identification Register Read Acknowledge.
LSR_ACK	Input	Line Status Register Read Acknowledge.
MSR_ACK	Input	Modem Status Register Read Acknowledge.
LSR[6:0]	Output	Line Status Register.
MSR[7:0]	Output	Modem Status Register.
IIR[2:0]	Output	Interrupt Identification Register.
INTRPT	Output	Interrupt Request.
CLK	Input	System Clock Input.
RST	Input	System Reset.
BRG_CE	Input	Baud Rate Generator Clock Enable.

Table 2: Core I/O Signals

Timing




Figure 2: Transmit Data Timing




Figure 3: Receive Data Timing

Recommended Design Experience

For the source version, users should be familiar with HDL entry and Actel design flows. Users should be familiar with Actel Libero Integrated Design Environment (IDE) and preferably with Synplify and ModelSim. Users should also have experience with microprocessor systems and asynchronous communication controllers.

Ordering Information

The CORE is provided under license from Avnet Memec for use in Actel programmable logic devices. Please contact Avnet Memec for pricing and more information.

Information furnished by Avnet Memec is believed to be accurate and reliable. Avnet Memec reserves the right to change specifications detailed in this data sheet at any time without notice, in order to improve reliability, function or design, and assumes no responsibility for any errors within this document. Avnet Memec does not make any commitment to update this information.

Avnet Memec assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction, if such be made, nor does the Company assume responsibility for the functioning of undescribed features or parameters. Avnet Memec will not assume any liability for the accuracy or correctness of any support or assistance provided to a user.

Avnet Memec does not represent that products described herein are free from patent infringement or from any other third-party right. No license is granted by implication or otherwise under any patent or patent rights of Avnet Memec.

AvnetCore products are not intended for use in life support appliances, devices, or systems. Use of a AvnetCore product in such application without the written consent of the appropriate Avnet Design officer is prohibited.

All trademarks, registered trademarks, or service marks are property of their respective owners.

Contact Information:

North America

10805 Rancho Bernardo Road
Suite 100
San Diego, California 92127
United States of America
TEL: +1 858 385 7500
FAX: +1 858 385 7770

Europe, Middle East & Africa

Mattenstrasse 6a
CH-2555 Brügg BE
Switzerland
TEL: +41 0 32 374 32 00
FAX: +41 0 32 374 32 01

Ordering Information:

Part Number

MC-ACT-UART-NET
MC-ACT-UART-VLOG
MC-ACT-UART-VHDL

Hardware

Actel UART Netlist
Actel UART Verilog
Actel UART VHDL

Resale

Contact for pricing
Contact for pricing
Contact for pricing



www.em.avnet.com/actel