# Table of Contents

Introduction ................................................................. 3
IGLOO nano Starter Kit Description .................................. 3
Board Description ......................................................... 3
Kit Contents ................................................................. 4
Web-Based Resources .................................................... 4

1 Board Components and Settings ................................... 7
   Block Diagram .......................................................... 7
   IGLOO nano Board Stackup .......................................... 8
   Jumper and Switch Settings ......................................... 10
   FPGA Description: AGLN250V2-VQG100 ...................... 11

2 Power ................................................................. 15
   Power Modes .......................................................... 15
   Battery ..................................................................... 16
   Current Measurement ............................................... 17

3 Operation of Board Components .................................. 19
   Clock Oscillator ....................................................... 19
   Reset ....................................................................... 20
   Flash*Freeze Switch ................................................ 21
   Push-Button Switches ............................................... 22
   DIP Switches .......................................................... 23
   User LEDs .................................................................. 24
   I/O Test Pins .......................................................... 24
   USB-to-UART Interface ............................................ 26
   Low-Cost Programming Stick (LCPS) ......................... 27

4 Programming ............................................................. 29

5 Board Demonstration .................................................. 31
   Powering Up the Board and Running the Demo ............ 31

A Resources ................................................................. 33

B List Of Changes ......................................................... 35

C Product Support ......................................................... 37
   Customer Service ...................................................... 37
   Customer Technical Support Center ............................. 37
   Technical Support ..................................................... 37
   Website .................................................................... 37
   Contacting the Customer Technical Support Center ..... 37
   ITAR Technical Support ............................................ 38
   Regulatory and Compliance Information ..................... 38

Index .............................................................................. 39
Introduction

IGLOO nano Starter Kit Description

The IGLOO® nano starter kit is a complete package that enables you to quickly evaluate IGLOO nano family and prototype your design. The kit allows you to develop simple designs using switches and LEDs; or by removing the jumpers to the switches and LEDs you can then use the board to integrate the nano device into a full system, with all user I/Os available. In both modes you can then measure power to the device and to each I/O bank to evaluate the power consumption of your design. When using the board in conjunction with Libero® System-on-Chip (SoC) power analysis tools, you will have a clear picture of application power consumption at each stage in your design. In addition, the tool suite now includes power-driven layout (PDL), which can reduce the power consumption of designs up to 30 percent. Since IGLOO nano devices are footprint-compatible with ProASIC®-3 nano devices, this kit can also be used to prototype designs for ProASIC3 nano FPGAs.

Key Features

- Powered by USB cable or by external power (not supplied)
- Test points for measuring current consumption of the AGLN250V2-VQG100
- USB-to-UART interface for HyperTerminal on PC connected to board
- All components used on the board are low power components (i.e., LEDs (2 mA), resets (A range), and oscillator (2-3 mA))

Board Description

The IGLOO nano evaluation board (Figure 1) enables you to measure power consumption (dynamic, static, and Flash*Freeze modes) with the core operating at either 1.2 V or 1.5 V. When using the board in conjunction with Microsemi’s power analysis tools, you will have a clear picture of application power consumption at each stage in your design.

Figure 1 • IGLOO nano Evaluation Board
In addition, the Libero SoC tool suite now includes power-driven layout (PDL), which can reduce the power consumption of designs up to 30 percent.

The evaluation board has a small form factor, measuring 3.2 inches by 4 inches, and supports an AGLN250 IGLOO nano device in the 14 x 14 mm VQ100 package. The evaluation board consumes less than 150 mW. All components used on the board, such as LEDs, reset (µA range), and oscillator, are low-power components. Also included on the evaluation board is a USB-to-UART interface to allow for HyperTerminal on a PC to communicate with the IGLOO nano device on the board.

The right hand side of the board has a programming connector that enables the low-cost programming stick (LCPS) to be attached to the board to program the IGLOO nano AGLN250V2-VQG100 device. I/Os from the FPGA have been wired to pads on the board for debug purposes.

**Kit Contents**

Table 1 lists the contents of the IGLOO nano Starter Kit.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IGLOO nano Evaluation Board with AGLN250V2-VQG100</td>
</tr>
<tr>
<td>1</td>
<td>FlashPro3-compatible low-cost programming stick (LCPS)</td>
</tr>
<tr>
<td>2</td>
<td>USB 2.0 high-speed cables</td>
</tr>
<tr>
<td>1</td>
<td>Quickstart card</td>
</tr>
</tbody>
</table>

**Web-Based Resources**

Listed below are the documents currently published on the Microsemi SoC Products Group website. Additional documents and design examples may be added to the website in the future.

**Users Guides and Tutorials**

- *IGLOO nano Starter Kit User’s Guide*
  www.microsemi.com/soc/documents/IGLOO_nano_StarterKit_UG.pdf
- *IGLOO nano Starter Kit Quickstart Card*
- *IGLOO nano Starter Kit User’s Guide*
  www.microsemi.com/soc/documents/IGLOO_nano_StarterKit_UG.pdf
- *Libero IDE Quick Start Guide*
- *Libero SoC User’s Guide*
- *FlashPro User’s Guide*
Libero Quickstart Tutorial Design Files
IGLOO nano VHDL Design Files
www.microsemi.com/soc/documents/IGLOO_nanoz_tutorial_VHDL_Libero84sp2_revB.zip
IGLOO Icicle Verilog Design Files
www.microsemi.com/soc/documents/IGLOO_Icicle_tutorial_verilog_Libero84sp2_revA.zip
IGLOO Icicle VHDL Design Files
www.microsemi.com/soc/documents/IGLOO_Icicle_tutorial_VHDL_Libero84sp2_revA.zip

Board References
IGLOO nano Starter Kit Board – Allegro PCB file
www.microsemi.com/soc/documents/IGLOO_nano_StarterKit_PCB.zip
IGLOO nano Starter Kit Board – OrCAD Schematics (DSN)
www.microsemi.com/soc/documents/IGLOO_nano_StarterKit_DSN.zip
IGLOO nano Starter Kit Board – PDF Schematics
www.microsemi.com/soc/documents/IGLOO_nano_StarterKit_SS.pdf
1 – Board Components and Settings

This chapter describes the components and settings for the IGLOO nano Evaluation Board.

**Block Diagram**

The IGLOO nano board Evaluation Board is shown in Figure 1-1.

![IGLOO nano Evaluation Board](image)

*Figure 1-1 • IGLOO nano Evaluation Board*
IGLOO nano Board Stackup

The IGLOO nano board is built on a four-layer printed circuit board (PCB):

1. Top Signal (Figure 1-2)
2. Power
3. GND
4. Bottom Signal (Figure 1-3 on page 9)

Figure 1-2 • Top Silkscreen
Figure 1-3 • Bottom Silkscreen
Jumper and Switch Settings

Recommended default jumper settings are defined in Table 1-1. The voltage selection jumpers are highlighted in grey. Connect jumpers in the default settings described in Table 1-1 to enable the pre-programmed demo design to function correctly.

**Table 1-1 • Jumper Settings for Demo Design**

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Default Setting</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>Pin 2-3</td>
<td>Main power supply. Connect Wall/USB input to VCC_IN.</td>
</tr>
</tbody>
</table>
| JP2    | Pin 2-3        | VCC CORE voltage (1.2 / 1.5 V)  
Pin 2-3 selects 1.2 V.  
Pin 1-2 selects 1.5 V.  
Jumper is on upper right area of board. |
| JP3    | Pin 2-3        | Current measurement header for Bank 0 |
| JP4    | Pin 2-3        | Current measurement header for VCC_B2 (Bank 2) |
| JP5    | Pin 1-2        | Voltage selection for VCC B0 (Bank 0)  
Pin 1-2 selects 3.3 V.  
Pin 3-4 selects 2.5 V.  
Pin 5-6 selects VCC_CORE. |
| JP6    | Pin 2-3        | Current measurement header for Bank 1 |
| JP7    | Pin 2-3        | Current measurement header for VCC_B3 (Bank 3) |
| JP8    | Pin 1-2        | Voltage selection for VCC B1 (Bank 1)  
Pin 1-2 selects 3.3 V.  
Pin 3-4 selects 2.5 V.  
Pin 5-6 selects VCC_CORE. |
| JP9    | Pin 2-3        | Current measurement header for JTAG supply. |
| JP10   | Pin 2-3        | Current measurement header for VCC (FPGA core supply). |
| JP11   | Pin 1-2        | Voltage selection for VCC JTAG (JTAG supply)  
Pin 1-2 selects 3.3 V.  
Pin 3-4 selects 2.5V.  
Pin 5-6 selects VCC_CORE. |
| JP12   | Pin 2-3        | Current measurement header for VCC_PUMP (FPGA charge pump supply) |
| JP13   | Pin 1-2        | Remove each short default jumper to disconnect any of the 8 LEDs from the FPGA. |
| JP14   | Pin 1-2        | Remove each short default jumper to disconnect any of the 8 DIP switches SW3.1 through SW3.8 from the FPGA.  
By default, SW3.1 through SW3.8 should all be closed (set to the ON settings).  
The 8 DIP switches are connected to the 8 LEDs (LED1, LED2, … LED8). |
| JP15   | Pin 1-2        | Remove each short default jumper to disconnect any of the four push-button switches, SW4 through SW7, from the FPGA. |
| SW1    | OFF            | **Flash*Freeze**: To enable Flash*Freeze mode, slide SW1 toward FF_ON.  
In Flash*Freeze mode, current consumption of the FPGA goes below 50 µA. Current can be measured by placing a current meter between [pin1 or pin 2] and [pin 3 or pin 4] of JP10 (VCC_CORE). |
FPGA Description: AGLN250V2-VQG100

This IGLOO nano board is populated with an IGLOO nano AGLN250V2-VQG100 FPGA. An IGLOO nano AGLN250 FPGA supports the enhanced nano features of Schmitt Trigger input, bus hold (holds previous I/O state in Flash*Freeze mode), cold-sparing, hot-swap I/O capability, and 1.2 V programming. In Designer, users can target their design to use either IGLOO AGL250 or IGLOO nano AGLN250. Some features are listed in the "Key Features" section and Table 1-2. Refer to the IGLOO nano Datasheet for additional features.

Key Features

- Ultra-low power in Flash*Freeze mode
- Enhanced commercial temperature
- Reprogrammable flash technology
- 1.2 V to 1.5 V single voltage operation
- Enhanced I/O features
- Selectable Schmitt trigger Inputs
- Clock conditioning circuits (CCCs) and integrated PLLs
- Embedded SRAM and nonvolatile memory (NVM)
- In-system programming (ISP) and security

Table 1-2 • Features of AGLN250V2-VQG100

<table>
<thead>
<tr>
<th>Component</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Gates</td>
<td>250,000</td>
</tr>
<tr>
<td>Typical Equivalent Macrocells</td>
<td>2,048</td>
</tr>
<tr>
<td>VersaTiles (D-flip-flops)</td>
<td>6,144</td>
</tr>
<tr>
<td>Flash*Freeze Mode (Typical, μW)</td>
<td>24</td>
</tr>
<tr>
<td>RAM kbits (1,024 bits)</td>
<td>36</td>
</tr>
<tr>
<td>4,608-Bit Blocks</td>
<td>8</td>
</tr>
<tr>
<td>FlashROM (bits)</td>
<td>1,024</td>
</tr>
<tr>
<td>Secure (AES) ISP</td>
<td>Yes</td>
</tr>
<tr>
<td>Integrated PLLs in CCCs</td>
<td>1</td>
</tr>
<tr>
<td>VersaNetGlobals</td>
<td>18</td>
</tr>
<tr>
<td>I/O Standards</td>
<td>Std. or Hot-Swap</td>
</tr>
<tr>
<td>I/O Banks</td>
<td>4</td>
</tr>
<tr>
<td>Speed Grades</td>
<td>Std.</td>
</tr>
<tr>
<td>Temperature Grade</td>
<td>C, I</td>
</tr>
<tr>
<td>Single-Ended I/Os</td>
<td>68</td>
</tr>
</tbody>
</table>

For further information, refer to the IGLOO nano datasheet:

Figure 1-4 shows the I/O banks for AGLN250V2-VQG100.

<table>
<thead>
<tr>
<th>BANK 0</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>GAA0/IO00RSB0</td>
<td>IO10RSB0</td>
</tr>
<tr>
<td>GAA1/IO01RSB0</td>
<td>IO11RSB0</td>
</tr>
<tr>
<td>GAB0/IO02RSB0</td>
<td>IO12RSB0</td>
</tr>
<tr>
<td>GAB1/IO03RSB0</td>
<td>IO13RSB0</td>
</tr>
<tr>
<td>GAC0/IO04RSB0</td>
<td>GBC0/IO14RSB0</td>
</tr>
<tr>
<td>GAC1/IO05RSB0</td>
<td>GBC1/IO15RSB0</td>
</tr>
<tr>
<td>IO06RSB0</td>
<td>GBB0/IO16RSB0</td>
</tr>
<tr>
<td>IO07RSB0</td>
<td>GBB1/IO17RSB0</td>
</tr>
<tr>
<td>IO08RSB0</td>
<td>GBA0/IO18RSB0</td>
</tr>
<tr>
<td>IO09RSB0</td>
<td>GBA1/IO19RSB0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BANK 1</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>GBA2/IO20RSB1</td>
<td>GCA0/IO28RSB1</td>
</tr>
<tr>
<td>GBA1/IO21RSB1</td>
<td>GCA1/IO29RSB1</td>
</tr>
<tr>
<td>GBB2/IO22RSB1</td>
<td>GCB2/IO29RSB1</td>
</tr>
<tr>
<td>GBB1/IO23RSB1</td>
<td>IO30RSB1</td>
</tr>
<tr>
<td>GBC2/IO23RSB1</td>
<td>GDC1/IO31RSB1</td>
</tr>
<tr>
<td>GBC1/IO24RSB1</td>
<td>GDC0/IO32RSB1</td>
</tr>
<tr>
<td>IO25RSB1</td>
<td>GDA1/IO33RSB1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BANK 2</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>GDA2/IO34RSB2</td>
<td>GFA0/IO57RSB3</td>
</tr>
<tr>
<td>GDA1/IO35RSB2</td>
<td>GFA1/IO58RSB3</td>
</tr>
<tr>
<td>GDB2/IO36RSB2</td>
<td>GFA2/IO59RSB3</td>
</tr>
<tr>
<td>GDB1/IO37RSB2</td>
<td>GFB0/IO59RSB3</td>
</tr>
<tr>
<td>IO38RSB2</td>
<td>GFA2/IO59RSB3</td>
</tr>
<tr>
<td>IO39RSB2</td>
<td>GFB0/IO59RSB3</td>
</tr>
<tr>
<td>IO41RSB2</td>
<td>GE2/IO48RSB2</td>
</tr>
<tr>
<td>IO42RSB2</td>
<td>GE2/IO48RSB2</td>
</tr>
<tr>
<td>GE2/IO49RSB2</td>
<td>GE2/IO49RSB2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BANK 3</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>GEA0/IO51RSB3</td>
<td>FB1/IO60RSB3</td>
</tr>
<tr>
<td>GEA1/IO52RSB3</td>
<td>IO61RSB3</td>
</tr>
<tr>
<td>GEC0/IO53RSB3</td>
<td>IO62RSB3</td>
</tr>
<tr>
<td>GEC1/IO54RSB3</td>
<td>IO63RSB3</td>
</tr>
<tr>
<td>GFC2/IO55RSB3</td>
<td>IO64RSB3</td>
</tr>
<tr>
<td>GFA2/IO56RSB3</td>
<td>GAB2/IO58RSB3</td>
</tr>
<tr>
<td>GFA1/IO57RSB3</td>
<td>GAB2/IO58RSB3</td>
</tr>
<tr>
<td>GEF1/IO58RSB3</td>
<td>IO66RSB3</td>
</tr>
<tr>
<td>GEF0/IO59RSB3</td>
<td>GAB2/IO58RSB3</td>
</tr>
</tbody>
</table>

Figure 1-4 • AGLN250V2-VQG100 Banks 0–3 Schematic
This FPGA has advanced I/O features such as JTAG pins for the IEEE 1149.1 JTAG Boundary Scan Test (Figure 1-5).

Figure 1-5 • AGLN250V2-VQG100 JTAG Pins

FPGA decoupling capacitors are placed close to the power pins (Figure 1-7).

Figure 1-7 • Decoupling Capacitors
The IGLOO nano development board is powered through an external voltage power brick or USB. If both
the power brick and USB are plugged in, the development board will power through the power brick. If
the power brick is unplugged, the board will seamlessly switch to power through the USB. In the USB
option, in-rush current meets USB specifications. The power brick option is provided in cases when
100% of total I/Os are utilized.

The development board has an input of a 5 V supply from the power brick. Protection diodes are used to
protect against negative voltage. Three voltage rails (3.3 V, 2.5 V, and 1.5 V) are provided.

The regulator can be switched between the 1.5 V and 1.2 V rail because the FPGA core functions at
1.2 V, but is programmed at 1.5 V. A green LED will glow whenever the USB power is connected. Table 2-1 gives the current ratings for each voltage rail.

<table>
<thead>
<tr>
<th>Regulator</th>
<th>Current Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3 V</td>
<td>2A</td>
</tr>
<tr>
<td>2.5 V</td>
<td>1A</td>
</tr>
<tr>
<td>1.5 V</td>
<td>1A</td>
</tr>
</tbody>
</table>

Figure 2-1 shows the schematic for the power LED9.

Power Modes

In addition to the board, the IGLOO nano FPGA offers power advantages. Some key power advantages
of the IGLOO nano FPGAs are as follows:

- Flash*Freeze technology enables easy entry and exit from the static low power mode, whereas
IGLOO consumes as little as 5 µW while retaining the contents of the system memory and data
registers.

- Sleep and shutdown modes enable the IGLOO nano FPGA core power supply (or all power
supplies) to be powered down when functionality is not required, while the rest of the system
remains powered.

- The user low static ICC macro (ULSICC) reduces IGLOO nano FPGA dynamic and static power
consumption. The ULSICC macro, when enabled, disables the FlashROM, reducing the overall
power of the device.
Table 2-2 gives a summary of the power modes available with IGLOO nano devices in general and is extracted from the "Flash*Freeze Technology and Low Power Modes" chapter of the *IGLOO nano FPGA Fabric User’s Guide*.

### Table 2-2 • Power Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>VCC</th>
<th>VCCI</th>
<th>Core</th>
<th>Clocks</th>
<th>ULSICC Macro</th>
<th>To Enter Mode</th>
<th>To Resume Operation</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>N/A</td>
<td>Initiate clock</td>
<td>None</td>
<td>–</td>
</tr>
<tr>
<td>Static</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Stop clock</td>
<td>Initiate clock</td>
<td>External</td>
</tr>
<tr>
<td>Flash*Freeze Type 1</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>N/A</td>
<td>Assert FF pin</td>
<td>Deassert FF pin</td>
<td>External</td>
</tr>
<tr>
<td>Flash*Freeze Type 2</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On*</td>
<td>N/A</td>
<td>Assert FF pin</td>
<td>Deassert FF pin</td>
<td>External</td>
</tr>
<tr>
<td>Sleep</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
<td>Off</td>
<td>N/A</td>
<td>Shut down VCC</td>
<td>Turn on VCC</td>
<td>External</td>
</tr>
<tr>
<td>Shutdown</td>
<td>Off</td>
<td>Off</td>
<td>Off</td>
<td>Off</td>
<td>N/A</td>
<td>Shut down VCC and VCCI supplies</td>
<td>Turn on VCC and VCCI supplies</td>
<td>External</td>
</tr>
</tbody>
</table>

Note: *External clocks can be left toggling while the device is in Flash*Freeze mode. Clocks generated by the embedded PLL will be turned off automatically.

### Battery

The VIN (minimum output voltage) for the battery is 3 V. Potentially two Alkaline cells or button cells, such as LIR2450, can be used to power the board. In order to power through the higher voltage from the power brick or lower voltage from the battery, special regulators are used to meet the voltage requirements. The 3.3 V regulator used is a buck-boost type instead of a regular LDO type.

No battery casing is provided on the board. A 2-pin jumper for VBAT and GND must be provided to the input of the main regulator; you have the option of powering through a wall/USB or powering through external batteries.

---

**Figure 2-2 • Battery Header and Power Input Schematics**
Current Measurement

Once the IGLOO nano evaluation board is powered up, you can evaluate power usage by current consumption, using the current measurement pins on the board. All banks are separated and two of the banks have the option of powering through 3.3 V or 2.5 V.

Once the IGLOO nano evaluation board is powered up, you can evaluate power consumption using the current measurement 4-pin headers on the board (Figure 2-3). Current measurement can be made without powering down the board.

Set the multimeter to measure current and attach the probes to pins 1 and 4 when the board is in normal operation.

Remove jumper from pins 2-3 for current measurement without powering down.

Figure 2-3 • Current Measurement 4-Pin Headers
**Figure 2-4** shows the schematic for the current measurement headers.

Note:
Short Pins 1-2: +3.3V
Short Pins 3-4: +2.5V
Short Pins 5-6: VCC_CORE (+1.5V/+1.2V)

Note:
Short Pins 1-2: +3.3V
Short Pins 3-4: +2.5V
Short Pins 5-6: VCC_CORE (+1.5V/+1.2V)

Note:
Current Measurement Jumpers:
Short Pins 2-3 for normal operation.
3 – Operation of Board Components

This chapter describes operation of the IGLOO nano Evaluation Board.

Clock Oscillator

One 20 MHz clock oscillator is provided on the board. The specifications are shown in Table 3-1. When combined with the on-chip CCC/PLL block, a wide range of clock frequencies can be created to support various design requirements.

Table 3-1 • Clock Specifications

<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>20 MHz</td>
</tr>
<tr>
<td>Package/Case</td>
<td>SMD 3.2 mm x 2.5 mm</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Current Supply</td>
<td>5 mA</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>–20°C to 70°C</td>
</tr>
<tr>
<td>Frequency Stability</td>
<td>±100 ppm</td>
</tr>
<tr>
<td>RoHS Status</td>
<td>RoHS compliant</td>
</tr>
<tr>
<td>Duty – CMOS level (1/2 VDD)</td>
<td>40–60%</td>
</tr>
<tr>
<td>Rise and Fall Time (0.2 VDD and 0.8 VDD)</td>
<td>10 ns (maximum)</td>
</tr>
<tr>
<td>Start-up Time</td>
<td>10 ms (maximum)</td>
</tr>
</tbody>
</table>

Reference

Additional information on this clock oscillator is available at the IGLOO nano Starter Kit website:


Schematic

Figure 3-1 shows the schematic for the clock oscillator.

Figure 3-1 • Clock Oscillator Schematic
Reset

A push-button reset switch with a Schmitt-triggered device (DS1818) is provided for the IGLOO nano AGLN250 FPGA populated on the board. This Schmitt trigger device can be bypassed because an AGLN250 FPGA supports additional I/O advanced features such as Schmitt trigger.

The DS1818 uses a precision temperature-compensated reference and comparator circuit to monitor the status of the power supply (VCC). When an out-of-tolerance condition is detected, an internal power-fail signal is generated which forces reset to the active state. When VCC returns to an in-tolerance condition, the reset signal is kept in the active state for approximately 150 ms to allow the power supply and processor to stabilize.

Reference

Additional information on this push-button reset switch is available at the IGLOO nano Starter Kit website:


Schematic

Figure 3-2 shows the schematic for reset.

![Reset Schematic](image)

*Figure 3-2 • Reset Schematic*
Flash*Freeze Switch

Flash*Freeze technology enables the user to quickly (within 1 µs) enter and exit Flash*Freeze mode by activating the Flash*Freeze pin while all power supplies are kept at their original values. I/Os, global I/Os, and clocks can still be driven and can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and I/O states. I/Os can be individually configured to either hold their previous states or can be tristated during Flash*Freeze mode.

Figure 3-3 • Flash*Freeze Mode Control

An F*F switch is provided on the board for designs that utilize the Flash*Freeze technology. Setting the F*F switch to FF_ON will enable the Flash*Freeze mode of the IGLOO nano device. In the Flash*Freeze schematic shown in Figure 3-4, the Schmitt device is use to reduce noise on the F*F input of the IGLOO nano FPGA. This Schmitt device can be bypassed with a resistor because an AGLN250 FPGA supports additional I/O advanced features such as Schmitt trigger.

Figure 3-4 • Flash*Freeze Schematic
Push-Button Switches

Four active low push-button switches are provided on the board for user debug. You can remove the corresponding jumpers from the 4 x 2 Header to detach any of the four push-button switches from the FPGA I/O. Schematics are shown in Figure 3-5 and Figure 3-6.

![Push-Button Switches Schematic](image)

*Figure 3-5 • Push-Button Switches Schematic*

![Jumper Header Schematic for Push-Button Switches](image)

*Figure 3-6 • Jumper Header Schematic for Push-Button Switches*
DIP Switches

A DIP switch pack (8 switches) is provided on the board. You can remove the corresponding jumpers from the 8 x 2 header to detach any of the eight DIP Switches from the FPGA I/O.

Figure 3-7 • DIP Switches Schematic

Figure 3-8 • Jumper Header Schematic for DIP Switches
User LEDs

Eight active low debug LEDs are provided on the board. You can remove the corresponding jumpers from the 8 x 2 headers to detach any of the eight LEDs from the FPGA I/O.

**Figure 3-9 • User LEDs Schematic**

I/O Test Pins

All IGLOO nano FPGA I/Os are available on headers located on the top and bottom of the device. These headers are multiples of 100 mils apart, so you can easily place an extension card on top with an off-the-shelf bread board for a low-cost integration solution. Before you can use the I/Os assigned to the LEDs,
DIP switches, and push-button switches, you must first remove the corresponding 2-pin jumper on their path.

**Figure 3-11 • I/O Test Pins**

**Figure 3-12 • I/O Test Pins Schematic**
**USB-to-UART Interface**

Included on the starter kit board is a USB-to-UART interface with ESD protection. This interface includes an integrated USB-to-UART bridge controller (U8) to provide a standard UART connection with the IGLOO nano FPGA. Any standard UART controller can be implemented in the IGLOO nano FPGA to allow access with this interface. In addition, the Microsemi IP catalog includes various UART controllers, specifically CoreUART, which can be instantiated in the FPGA design with an embedded processor. CoreUART controller supports both asynchronous and synchronous modes with configurable parameters for various applications.

One application of the USB-to-UART interface is to allow HyperTerminal on a PC to communicate with the IGLOO nano FPGA. HyperTerminal is a serial communications application program that can be installed in the Windows operating system. A basic HyperTerminal program is usually distributed with Windows. With a USB driver properly installed and correct COM port and communication settings selected, you can use the HyperTerminal program to communicate with a design running in the IGLOO nano FPGA device.

Information on the USB-to-UART bridge datasheet and device drivers is available at the IGLOO nano Starter Kit website:


---

**Figure 3-13 • USB-to-UART Interface Schematic**
Low-Cost Programming Stick (LCPS)

Interface

The development board can be programmed by the low-cost programming stick or via a 10-pin FP3 header (Figure 3-14 on page 27). Regardless of the programming dongle used, IGLOO nano is programmed the same way as IGLOO PLUS, ProASIC3, and Fusion FPGA devices.

The LCPS is a special version for the FlashPro3 programming circuitry that is compatible with FlashPro3 and the generic FlashPro programming software. The LCPS, like the IGLOO nano board, is RoHS-compliant and is completely lead (Pb) free.

To use the LCPS with the FlashPro software, select FlashPro3 from the list of programmer types. The LCPS behaves exactly as if it were a regular encased FlashPro3 programmer. The LCPS shipped with this Starter Kit is designed for use with the IGLOO nano board and is not supplied as a separately orderable item from Microsemi SoC Products Group. The 12-pin female connector socket is designed to interface with the 12-pin right-angle male header on the IGLOO nano kit. One of the pins is a special VJTAGENB signal that goes high when programming is taking place and returns to a low level when programming has completed. The IGLOO nano board uses this signal to effect a change in the value of VCC from 1.2 V to 1.5 V, which is required for programming all IGLOO nano devices.

You do not need to have the LCPS connected to the IGLOO nano board to operate it once the FPGA has been programmed. The IGLOO nano board only needs the LCPS connected when programming the IGLOO AGLN250V2-VQG100.

Note: The LCPS supplied with this kit is intended for use with the IGLOO nano Starter Kit. An LCPS supplied for another kit, although electrically and functionally equivalent, may not connect seamlessly with the IGLOO nano Starter Kit board.

---

Figure 3-14 • FPGA Programming Headers Schematic
4 – Programming

To program a design into the IGLOO nano evaluation board:

1. Attach the LCPS board to the IGLOO nano evaluation board.
2. Attach a USB cable to the LCPS. This allows a programming data file, in programming database format (*.pdb) or STAPL format (*.stp), to be downloaded via the FlashPro software to the IGLOO nano device fitted to the board.
3. A separate USB connection is required for the IGLOO nano Board if no other power source is attached to the IGLOO nano Board.
4. When using the FlashPro software, select the FlashPro3 programmer. The LCPS is functionally equivalent to a FlashPro programmer but designed specifically for use with the IGLOO nano kit.
5 – Board Demonstration

The IGLOO nano FPGA is pre-programmed with a simple demo to quickly get you started. This demo design will help give a quick overview as well as a quick check of this board. You can easily use this demo as a guide to create your own design for evaluation.

The demo design RTL code and design files are available at the IGLOO nano Starter Kit website: www.microsemi.com/soc/products/hardware/devkits_boards/igloonano_starter.aspx

Powering Up the Board and Running the Demo

1. Check and put the board in its default setting.
2. Plug the USB cable into a powered USB hub or a powered PC.
3. Plug the USB cable into the board to power it up.
   The board is powered from the USB connection and no external supply is required.
   A 5 V wall-jack connector is only provided on the board as an alternative if USB power is not available.
4. On power-up there should not be any activity on the LED (reset condition).
5. Refer to the table below for LEDs, push-button switch, and DIP switch functions:

<table>
<thead>
<tr>
<th>LED</th>
<th>Push Button Switch</th>
<th>Dip Switch</th>
</tr>
</thead>
<tbody>
<tr>
<td>All 8 LEDs blinking</td>
<td>SW4 (User PB 1)</td>
<td>Don’t Care</td>
</tr>
<tr>
<td>Right Shift (LED1 to LED8)</td>
<td>SW5 (User PB 2)</td>
<td>Don’t Care</td>
</tr>
<tr>
<td>Left Shift (LED8 to LED1)</td>
<td>SW6 (User PB 3)</td>
<td>Don’t Care</td>
</tr>
<tr>
<td>Toggles on respective DIP switch action (for example, LED1 toggles on DIP switch SW3.1 status)</td>
<td>SW7 (User PB 4)</td>
<td>DIP Switches are connected to respective LEDs</td>
</tr>
<tr>
<td>All 8 LEDs will be off</td>
<td>SW1 (Reset PB)</td>
<td>Don’t Care</td>
</tr>
</tbody>
</table>
A – Resources

IGLOO nano Starter Kit

IGLOO nano Overview

IGLOO nano Datasheet
www.microsemi.com/soc/documents/IGLOO_nano_DS.pdf

IGLOO nano FPGA Fabric User’s Guide
www.microsemi.com/soc/documents/IGLOO_nano_UG.pdf

Microsemi FPGA and SoC Development Software
The following table lists critical changes that were made in each revision of the chapter.

<table>
<thead>
<tr>
<th>Date</th>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Revision 3</strong></td>
<td>The document format and website references were changed from Actel to Microsemi; Actel is now Microsemi SoC Products Group. The &quot;Product Support&quot; information was updated.</td>
<td>All</td>
</tr>
<tr>
<td></td>
<td>Libero Integrated Design Environment (IDE) was updated to Libero System-on-Chip (SoC) software.</td>
<td>Multi</td>
</tr>
<tr>
<td></td>
<td>The jumpers in a small packet and Libero IDE DVD were removed from Table 1 • IGLOO nano Starter Kit Contents.</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>The &quot;Regulatory and Compliance Information&quot; section is new (SAR 43920).</td>
<td>37–38</td>
</tr>
<tr>
<td><strong>Revision 2</strong></td>
<td>The AGLN250-ZVQG100 part was replaced with AGLN250V2-VQG100 throughout the document. References to nano-Z parts were removed (SAR 27593).</td>
<td>3, 11, others</td>
</tr>
<tr>
<td></td>
<td>The &quot;FPGA Description: AGLN250V2-VQG100&quot; section was revised to change &quot;PLLs&quot; to &quot;integrated PLLs.&quot; The FlashROM bits value in Table 1-2 • Features of AGLN250V2-VQG100 was changed from 1,000 to 1,024 (SAR 27593).</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>The following figures were replaced (SAR 27593):</td>
<td>12, 13</td>
</tr>
<tr>
<td></td>
<td>Figure 1-4 • AGLN250V2-VQG100 Banks 0–3 Schematic</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Figure 1-5 • AGLN250V2-VQG100 JTAG Pins</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Figure 1-6 • AGLN250V2-VQG100 Power and GND pins</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The &quot;Reset&quot; section was revised to remove text applicable to nano-Z devices and state that the Schmitt trigger device can be bypassed because an AGLN250 FPGA supports additional I/O advanced features such as Schmitt trigger. A similar revision was made to the &quot;Flash*Freeze Switch&quot; section (SAR 27593).</td>
<td>20, 21</td>
</tr>
<tr>
<td></td>
<td>The &quot;LCPS Stackup&quot; section was deleted.</td>
<td>N/A</td>
</tr>
</tbody>
</table>
C – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060
From the rest of the world, call 650.318.4460
Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.
My Cases
Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.
Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support
For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.

Regulatory and Compliance Information

EU Declaration of Conformity

Markings
Index

A
AGLN250V2-VQG100 4, 11
features 11
I/O banks and pins 12
I/O features 13

B
board
bottom silkscreen 9
description 3
measurements 4
picture 7
stackup 8
top silkscreen 8

C
clock oscillator specifications 19
contacting Microsemi SoC Products Group
customer service 37
e-mail 37
web-based technical support 37
current measurement 17
customer service 37

D
decoupling capacitors 13
demo 31
design files 31
instructions 31
settings 31
DIP switches 23

F
Flash*Freeze mode
control 21
switch 21

H
hardware
components 7
HyperTerminal 4

I
I/O test pins 24
IGLOO nano Evaluation Board 7

J
jumpers
settings 10

L
LCPS 4, 27
interface 27
programming 29
LEDs 24
low-cost programming stick (LCPS) 4, 27

M
Microsemi SoC Products Group
e-mail 37
web-based technical support 37
website 37

P
product support
customer service 37
e-mail 37
My Cases 38
outside the U.S. 38
technical support 37
website 37
programming 29
push-button reset 20
push-button switches 22

R
resources 33, 35

S
schematic
AGLN250V2-VQG100 Banks 0-3 12
battery header 16
clock oscillator 19
current measurement header 18
DIP switches 23
FPGA programming headers 27
I/O test pins 25
power input 16
power LED regulator 15
push-button switches 22
reset 20
test LEDs 24
USB-to-UART 26
schematicFlash*Freeze 21
switches
DIP 23
push-button 22
settings 10
Index

T
tech support 38
   ITAR 38
   My Cases 38
   outside the U.S. 38
   technical support 37

U
   USB-to-UART
      interface 4
      User LEDs 24

W
   web-based technical support 37