
Using ProASIC^{PLUS} RAM as Multipliers

Introduction

Multiplication is one of the more area-intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of longhand multiplication. These techniques are basically shift and add procedures that usually result in many levels of logic and limit performance. Pipelining can help to improve the clock performance of the multipliers in this case, at the cost of more area.

Multiplication by hand is typically reduced to multiplying digits individually and referring back to memorized multiplication tables. A similar technique can be employed using the embedded memory on an FPGA. The performance of using the RAM as a look-up table multiplier is limited only by the delay of the memory access, and has the advantage of not consuming a large quantity of user gates on the FPGA.

This document will address three ways of using RAM blocks as multipliers. The basic single look-up table multiplier, the partial product multiplier, and a RAM-based constant coefficient multiplier.

For the ProASIC^{PLUS}[®] devices, the single look-up table approach can create a very fast, but narrow, 4-bit multiplier. The partial product multiplier approach uses logic to reduce the amount of memory required, but is slower than a pure look-up table. In fact, the pure logic multiplier implementation for the ProASIC^{PLUS}, available in the Actel ACTgen macro generator, can produce a multiplier that runs at a frequency comparable to the partial product implementation. However, by pipelining the partial product multiplier, the performance can be greatly increased. The constant coefficient multiplier is the most efficient implementation since it uses a minimum of additional logic gates and still maintains the performance of the basic look-up table multiplier.

Basic Look-Up Table (LUT)-Based Multipliers

A basic LUT-based multiplier is simply a look-up table with the addresses arranged so that part of the address is the multiplicand and the other part is the multiplier. The data width should be set to the sum of the address width to accommodate the product.

Implementing a Basic LUT-Based Multiplier

In the case where a 4-bit value is multiplied by a 4-bit value, you will need a memory block that is 8 bits wide and 256 words deep. The first 4 bits of the address can be configured as the multiplicand and the second 4 bits can be configured as the multiplier. The memory will store the appropriate product values. To multiply the upper 4 bits by the lower four bits, feed both values into the address and clock the memory. The appropriate product value will appear on the RAM output. A diagram of this LUT-based multiplier implementation is shown in [Figure 1 on page 2](#).




Figure 1 • Basic Single LUT-Based Multiplier

Since the memory block in ProASIC^{PLUS} is synchronous, this configuration will result in a synchronous multiplier. The multiplier's clock frequency is only limited by the data access time of the memory.

This approach is more efficient than implementing multipliers in gates, but it can consume a large amount of memory. The amount of memory required increases with the square of the bit width. The example in Figure 1 requires 256 8-bit words of storage and demonstrates a 4x4 bit multiplier. For an 8x8 bit multiplier, 65,536 16-bit words must be stored using this technique.

Partial Product Multipliers

One way to mitigate the amount of memory required is to use partial product multiplication. This technique combines the look-up table approach with elements of long hand multiplication. For example, to multiply $24 \times 43 = 1032$ using longhand (Figure 2), we simplify the problem into the sum of 4 multiplication functions and three addition functions: $(4 \times 3 + ((2 \times 3) \times 10)) + ((4 \times 4) + ((2 \times 4) \times 10) \times 10) = 1032$.

$\begin{array}{r} \times 24 < A \\ 43 < B \\ \hline 12 \\ 60 \\ 160 \\ 800 \\ \hline 1032 \end{array}$	$\begin{array}{r} \times 24 < A \\ 43 < B \\ \hline 12 \\ 60 < \text{shifted by} \\ 160 < \text{1 decimal place} \\ 800 \\ \hline 1032 \end{array}$	$\begin{array}{r} \times 24 < A \\ 43 < B \\ \hline 12 \\ 60 \\ 160 < \text{shifted by} \\ 800 < \text{1 decimal place} \\ \hline 1032 \end{array}$	$\begin{array}{r} \times 24 < A \\ 43 < B \\ \hline 12 \\ 60 \\ 160 \\ 800 < \text{shifted by} \\ 1032 < \text{2 decimal places} \end{array}$
--	---	---	---

Figure 2 • Partial Product Multiplier Techniques

Implementing a Partial Product Multiplier

In logic, this same technique can be used to reduce the amount of memory required to perform a multiplication. Using a basic look-up table technique, an 8×8 multiplication would require 128 kbytes of storage. Using the partial product multipliers, as shown in Figure 3, the same procedure can be accomplished using 1 kbyte of storage.

In order to accomplish this in logic, using A as the multiplicand and B as the multiplier, take the lower four bits of A and multiply it by the lower four bits of B using the look-up table technique. Then take the upper four bits of A and multiply it by the lower four bits of B and shift the partial product result to the left by four. Then add the two results together for the first part of the product.

For the second part of the product, multiply the lower four bits of A by the upper four bits of B. Then do the same with the upper four bits of both A and B and shift this partial product value to the left by four. Add the two values of the previous calculation and shift the whole result to the left by four.

Then add the first part of the product to the second part of the product for the final result.

Although this technique is not as fast as implementing the entire multiplication as a single memory element, it does greatly reduce the amount of memory required at the expense of using more core tiles.




Figure 3 • Partial Product Multiplier Logic Implementation

Constant Coefficient Multiplier

A third approach to using memory blocks as multipliers is employing a constant coefficient multiplier. In many cases, especially in Digital Signal Processing (DSP) applications, the multiplicand remains constant and only the multiplier varies. Although ACTgen can create a constant coefficient multiplier using pure logic, implementing this function in RAM creates a much faster multiplier and uses very few logic gates.

Implementing a Constant Coefficient Multiplier

Because the ProASIC^{PLUS} memory block is 9 bits wide, the multiplier must be constructed using two RAM blocks, each configured as 256x8 memory blocks. The address lines will be shared between the two memory blocks, so the addresses in both blocks are accessed simultaneously. The first memory block will hold the first 8 bits of the product and the second memory block will hold the second 8 bits of the product. The two outputs will be concatenated together.

In this approach, only the multiplier must be assigned to the address lines of the memory block. The multiplicand is predetermined and the memory blocks are loaded with the appropriate product values. For example, given that the multiplicand is always $4/h$, if the multiplier is B/h , when that value is sent to the address of the memory block, it will return the stored value $2C/h$.

This type of multiplier scales linearly with the width of the values being multiplied. While a basic look-up table 8x8 multiplier uses one block of 65536x16 bit words, 128 kbytes of storage, and the partial product look-up table multiplier uses four blocks of 256x8 bit words, 1 kbyte, the constant coefficient multiplier requires one block of 256x16 bit words, 0.5 kbyte, and does not incur the cost of the additional logic and delay incurred by using the partial product multiplier.




Figure 4 • Constant Coefficient Multiplier Logic

Performance and Utilization

Because of architectural variations, the effectiveness of each approach varies between device families. [Table 1 on page 5](#) shows that for a 4x4 multiplier, the RAM-based multiplier is much faster than the equivalent Booth multiplier provided by the ACTgen macro generator. The Booth multiplier is an optimized multiplier that reduces the number of stages required to perform the multiplication function. However, as we expand to an 8x8 multiplier, the amount of memory required to implement the 8x8 multiplier in RAM is too large to be practical, and the Booth multiplier provided by ACTgen performs as well as implementing a partial product RAM multiplier without pipelining. The constant coefficient multiplier implemented in logic performs well, but a constant coefficient multiplier implemented in RAM is much faster and consumes less user logic.

Utilization is another consideration for choosing a multiplier. If your design has unused RAM cells, using the unused RAM as multipliers can save core tiles. [Table 1](#) shows the number of core tiles required to implement each of the multipliers. Not counting the logic required to load the RAM cells, the 4x4 RAM multiplier requires only the RAM cell, and the 8-bit constant coefficient multiplier only requires 2 cells for cascading.

Table 1 • Performance and Utilization of Multiplier Variations in an APA300

Multiplier Used	Performance Mhz	Utilization	
		Core Tiles	RAM Blocks
4x4 synch RAM	160	0	1
4x4 Booth multiplier	70	91	0
8x8 Booth multiplier	47	343	0
8x8 partial product	40	320	4
8x8 partial product pipelined	90	376	4
Const8x8	95	60	0
Const8x8RAM	160	2	2

Constant Coefficient Multiplier Example

The constant coefficient multiplier is the most efficient implementation and will be the multiplier used in this example. The RAM block must first be loaded with data in order to produce the correct product values. The ProASIC^{PLUS} RAM makes preloading the memory block very simple. Since the memory in the ProASIC^{PLUS} has two ports, the read port can be dedicated to reading the data for multiplication and the write port can be dedicated to loading data. The data can either be loaded from an external source, such as a microprocessor, using the logic within the device, or through the JTAG port using the UJTAG feature.

The UJTAG feature allows the user to interface with the internal array of the device through the JTAG ports. This allows you to send signals through the JTAG port to your design. One of the uses of this feature is to load data into RAM blocks. Refer to the [ProASIC^{PLUS} RAM/FIFO Blocks](#) application note for details on how to load a RAM block using the UJTAG.

The example in [Figure 5 on page 6](#) uses logic within the device as a simple memory loader to preload the RAM for use as an 8-bit constant coefficient multiplier with a 8-bit multiplicand value of 0E /h. "[Appendix 1" on page 8](#) includes the design files and the ACTgen generation screens for this example. The memory loader is simply a counter that cycles through the addresses available, with an adder that increments the product values and feeds them into a register file that passes the correct data for each address. Once the loader is finished, the load signal is de-asserted and the RAM block is ready to be used as a multiplier. Since the memory in the ProASIC^{PLUS} is synchronous, the multiplier acts as a synchronous multiplier.




Figure 5 • Example of a Constant Coefficient Multiplier

Additional Considerations

While in many cases using RAM blocks as multipliers can save area, there is overhead required in using this approach. The RAM blocks must be loaded with the correct values before they can be used as multipliers. An interface for loading and incrementing the RAM blocks can load the data on power-up.

A second approach is using an adder to generate values to be loaded in the RAM block without having to have the values pre-stored. However, using an adder to generate the values takes additional logic and requires time to create and store the proper values.

If a microprocessor is available in the system, it can be used to generate the proper values and load them into the RAM blocks. This approach avoids the additional storage required by the first approach and the logic overhead of the additional multiplier or adder in the second approach.

Conclusion

Using the ProASIC^{PLUS} memory as look-up tables can greatly increase the speed of functions that require multiplication. Several techniques can be used, depending upon the widths and types of the values to be multiplied. The flexibility of the different techniques allows designers to utilize on-chip resources most effectively. Multiplication resources can be shifted between core tiles and RAMs as appropriate. For applications where one of the values being multiplied remains constant, often found in DSP functions, the constant coefficient multiplier is the fastest and most efficient look-up table multiplier.

Related Documents

Application Notes

ProASIC^{PLUS} RAM/FIFO Blocks

http://www.actel.com/documents/APA_RAM_FIFO_AN.pdf

Appendix 1

Design Example: 8-bit Constant Coefficient Multiplier

The design implemented here is the example of the eight-bit constant coefficient multiplier described in the "Constant Coefficient Multiplier Example" section on page 5. This design includes a loading module that loads the proper product values into the RAM and prepares it for use as a multiplier.

After briefly asserting the active low clear signal, bring clear and load signals high. Allow the clk to cycle for 256 cycles in order to load the memory. When the memory is loaded, bring the load signal low in order to allow the RAM to start functioning as a multiplier.

The mclk, used for multiplying, is independent of the clk signal, the loading clock. This allows the multiplying clock to run at a different rate than the clock used to load the data.

Design Hierarchy

```
Multiply.vhd
  Loader.vhd
    Counter.vhd
    Adder.vhd
    Register16.vhd
  Rammult8.vhd
```

Multiply

The multiply module combines the loader module, which loads the proper values for multiplying by E/h, with the RAM module, which will act as the actual multiplier.

```
-- multiply.vhd
library IEEE;
use IEEE.std_logic_1164.all;

entity multiply is
  port(load, clr, clk, mclk : in std_logic;
        multiplier: in std_logic_vector(7 downto 0);
        product : out std_logic_vector(15 downto 0));
end multiply;

architecture structure of multiply is
  component loader
    port(enable, clr, clk : in std_logic;
          data1 : out std_logic_vector(15 downto 0);
          addr : out std_logic_vector(7 downto 0));
  end component;

  component RAMMULT8
    port(DI : in std_logic_vector(15 downto 0);
          DO : out std_logic_vector(15 downto 0);
          WADDR : in std_logic_vector(7 downto 0);
          RADDR : in std_logic_vector(7 downto 0);
          WRB : in std_logic;
          RDB : in std_logic;
          WCLOCK : in std_logic;
          RCLOCK : in std_logic;
          PO : out std_logic_vector (1 downto 0);
          PI : in std_logic_vector (1 downto 0);
          WPE : out std_logic;
          RPE : out std_logic);
  end component;
end structure;
```

```

component GND
    port(Y : out std_logic);
end component;

signal address : std_logic_vector (7 downto 0);
signal dat : std_logic_vector (15 downto 0);
signal mult_en, gndnet : std_logic;

begin

MULT_EN <= load;

GND1 : GND
    port map(Y => gndnet);

load1 : loader
    port map (enable => load, clr => clr, clk => clk, dat1 => dat,
addr => address);

raminst : RAMMULT8
    port map (DI => dat,
        DO => product,
        WADDR => address,
        RADDR => multiplier,
        WRB => not(load),
        RDB => mult_en,
        WCLOCK => clk,
        RCLOCK => mclk,
        PO(0) => OPEN,
        PO(1) => OPEN,
        PI(0) => gndnet,
        PI(1) => gndnet,
        WPE => OPEN,
        RPE => OPEN);

end structure;

```

Loader

The loader module accepts a clock, a clear, and an enable signal. It ties together the register, counter, and adder, which performs the actual data loading for the RAM.

```

-- loader.vhd
library IEEE;
use IEEE.std_logic_1164.all;

entity loader is
    port(enable, clr, clk : in std_logic;
        dat1 : out std_logic_vector (15 downto 0);
        addr : out std_logic_vector (7 downto 0));
end loader;

architecture struct of loader is

component counter
port(Enable, Aclr, Clock : in std_logic; Q : out
    std_logic_vector(7 downto 0)) ;
end component;

component Register16
port( Data : in std_logic_vector(15 downto 0);Enable, Aclr,
    Clock : in std_logic; Q : out std_logic_vector(15 downto 0)) ;
end component;

component adder
    port( DataA : in std_logic_vector(15 downto 0); DataB : in
        std_logic_vector(15 downto 0); Sum : out std_logic_vector(15

```

```

downto 0)) ;
end component;

constant multiplicand : std_logic_vector := "00000000000001110";
signal data, data2 : std_logic_vector (15 downto 0);
begin
count : counter
    port map (Enable => enable, Aclr => clr, Clock => clk, Q => addr);
values : adder
    port map (DataA => data2, DataB => multiplicand, sum => data);
reg : Register16
    port map (Data => data, Enable => enable, Aclr => clr, Clock => clk,
    Q => data2);
data1 <= data2;
end struct;

```

Register16

The register16 file is generated using ACTgen. The register file is a 16-bit parallel storage register and is used to gate the values from the counter and allows the values to be initially cleared. The register file is generated using the parameters shown in Figure 6.




Figure 6 • Register File Parameters

Counter

The counter is a 8-bit counter which cycles through all the address values for the RAM. This counter is also generated using ACTgen with the parameters shown in Figure 7.

The screenshot shows the 'Counters' dialog box with the following parameters:

- Width: 8
- Terminal Count: Active Low, Active High, None
- Async Clear: Active Low, Active High, None
- Direction: Up, Down, UpDown
- Clock: Rising, Falling
- Count Enable: Active Low, Active High, None
- Async Preset: Active Low, Active High, None
- Sync Load: Active Low, Active High, None

Buttons at the bottom: Generate, Reset, Fan-In Control, Help, Cancel

Figure 7 • Counter Parameters

Adder

The Adder component is a 16-bit adder used to create the content of the RAM. Since speed is not a major concern for this component, a ripple adder was chosen to minimize utilization (Figure 8)..




Figure 8 • Adder Parameters

Rammult8

The rammult8 is the memory block configuration used as the multiplier in this design. This component is implemented using two RAM cells cascaded together to form a 256 word deep by 16 bits wide RAM cell (Figure 9).




Figure 9 • RAM Parameters

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court
Mountain View, CA
94043-4655 USA

Phone 650.318.4200
Fax 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way
Camberley, Surrey GU15 3YL
United Kingdom

Phone +44 (0) 1276 401 450
Fax +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan

Phone +81.03.3445.7671
Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn

Suite 2114, Two Pacific Place
88 Queensway, Admiralty
Hong Kong

Phone +852 2185 6460
Fax +852 2185 6488